Part Number Hot Search : 
ON1885 GBI15G CJD305 DIODE HB125 ELJSC101 2N3906 P5NA80
Product Description
Full Text Search
 

To Download PL102-10SC-R Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  pl1 02 - 10 low skew output buffer micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1(408) 944 - 0800 ? fax +1(408) 474 - 1000 ? www.micrel.com rev 2/5/09 page 1 features ? frequency r ange : ? 1 5 to 1 70 mhz @ 3.3v ? 15 to 1 45 mhz @ 2.5v ? internal p hase l ocked l oop a llow s s pread s pectrum m odulation o n r eference c lock to p ass to o utputs. ? zero input to o utput d elay ? less than 700 ps device to d evice s kew ? less t han 2 0 0 ps s kew b etw een o utputs ? less t han 1 00 ps c ycle to c ycle j itter ? 2.5v or 3.3v p ower s upply ? available in 8 - pin so p or 6 - pin sot green / rohs c ompliant p ac k age s pin configuration description the pl102 - 10 is a high performance, low skew, low jitter zero dela y buffer designed to distribute high speed clocks and is available in 8 - pin sop or 6 - pin sot23 package . it has two outputs that are synchr o nized with the input. the synchronization is established via clkout feed back to the input of the pll. since the skew b e tween the input and output is less than ? 350 ps, the device acts as a zero d e lay buffer. block diagram pll refin clkout clk 1 clk 2 1 2 3 4 5 6 7 8 r e f i n c l k 1 c l k 2 c l k o u t d n c v d d d n c g n d s o p - 8 l 1 2 3 4 5 6 c l k 1 g n d r e f i n c l k 2 c l k o u t v d d s o t 2 3 - 6 l
pl1 02 - 10 low skew output buffer micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1(408) 944 - 0800 ? fax +1(408) 474 - 1000 ? www.micrel.com rev 2/5/09 page 2 pin descriptions pin name pin nu m ber type description sop - 8l sot 23 - 6l refin 1 3 i input reference frequency. spread spectrum modulation on this signal will be passed to the output (up to 100khz sst modul a tion). gnd 2 2 p ground connection. clk1 3 1 o buffered clock output. clk2 * 4 6 o buffered clock output. vdd 5 5 p 2.5v or 3.3v power supply co n nection. dnc 6, 7 - - do not connect cl kout 8 4 o buffered clock output. internal feed back on this pin. *note : if clk2 is pulled high during startup the device will enter test mode. electrical specifica tions 1. absolute maximum ratings parameters symbol min. max. units supply voltage v dd 4.6 v input voltage, dc v i - 0.5 v dd +0.5 v output voltage, dc v o - 0.5 v dd +0.5 v storage temperature t s - 65 150 ? c ambient operating te m perature* t a - 40 85 ? c junction temperature t j 125 ? c lead temperature (so l dering, 10s) 260 ? c exposure of the device under conditions beyond the limits specified by maximum ratings for extended periods may cause permanent damage to the device and affect product reliability. these conditions represent a stress rating only, and functional operations of the dev ice a t these or any other co n- ditions above the operational limits noted in this specification is no t implied. *operating temperature is guaranteed by design. parts are tested to commercial grade only. 2. electrical characteristics param e ters sy m bol cond i tion s min. typ. max. units supply voltage v dd 2. 25 3.63 v input low voltage v il 0.8 v input high voltage v ih 2.0 v output low vol t age v ol i ol = 24 ma 0.4 v output high voltage v oh i oh = 24 ma 2.4 v supply current i dd unloaded outputs at 1 00 mhz , v dd =3.3v. 22 30 ma
pl1 02 - 10 low skew output buffer micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1(408) 944 - 0800 ? fax +1(408) 474 - 1000 ? www.micrel.com rev 2/5/09 page 3 3. switching characteristics param e ters symbol cond i tions min. typ. max. units input/ output frequency t1 2.5v/3.3v 15 1 45 / 1 7 0 mhz duty cycle d c measured at v dd /2 , c l = 15 pf, f ou t = 100 mhz 45 50 55 % rise time t r measured b e tween 10% and 90%v dd , c l = 15 pf 1.2 1.5 ns fall time t f measured b e tween 90% and 10% , c l = 15 pf 1.2 1.5 ns output to output skew t ske w all outputs equally loaded, c l = 15 pf 2 0 0 p s delay, ref rising edge to clkout rising edge t dela y measured at v dd /2 0 ? 350 ps device to device skew t dsk - dsk measured at v dd /2 on the clkout pins of devices 0 700 ps cycle to cycle jitter t cyc - c yc measured at 100mhz 60 p s pll lock time t loc k stable power supply, valid clock presented on ref pin 1.0 ms jitter; a b solute jitte r t jabs measured 10,000 c y cles , low jitter input signal 2 0 50 ps jitter; 1 - si g ma t j1 - s measured 10,000 c y cles, low jitter input signal 9 15 ps switching waveforms duty cycle timing t1 t2 vdd/2 vdd/2 vdd/2 output - output skew vdd/2 vdd/2 t skew output output
pl1 02 - 10 low skew output buffer micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1(408) 944 - 0800 ? fax +1(408) 474 - 1000 ? www.micrel.com rev 2/5/09 page 4 switching wave forms all outputs rise/fall time 0.8v 2.0v output t r t f 2.0v 0.8v 3.3v 0v input to output propagation delay input output vdd/2 t delay vdd/2 device to device skew device1 clkout device2 clkout vdd/2 t dsk - dsk vdd/2
pl1 02 - 10 low skew output buffer micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1(408) 944 - 0800 ? fax +1(408) 474 - 1000 ? www.micrel.com rev 2/5/09 page 5 output-output skew ref clkout the skew between clkout and the clk(1-2) outputs is not dynamically adjusted by the pll. since clkout is one of the inputs to the pll, zero phase difference is maintained from ref to clkout. if all outputs are equally loaded, zero phase difference will be maintained from ref to all outputs. if applications requiring zero output-output skew, all the outputs must be equally loaded. if the clk(1-2) outputs are less loaded than clkout, clk(1-2) outputs will lead it; if the clk(1-2) is more loaded than clkout, clk(1-2) will lag the clkout. since the clkout and the clk(1-2) outputs are identical, they all start at the same time, but difference loads cause them to have different rise times and different times crossing the measurement thresholds. clk(1-2) zero delay ref clkout clk(1-2) advanced ref clkout clk(1-2) delayed ref input and all outputs are equally loaded ref input and clk(1-2) outputs are equally loaded, with clk(1-2) less loaded than clkout. ref input and clk(1-2) outputs loaded equally, withclk(1-2) more loaded then clkout.
pl1 02 - 10 low skew output buffer micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1(408) 944 - 0800 ? fax +1(408) 474 - 1000 ? www.micrel.com rev 2/5/09 page 6 package inform a tion (green package com pliant) sop - 8l sot23 - 6l sym bol dimension in mm min. max. a 1. 35 1.7 5 a1 0.1 0 0.25 a2 1.25 1.50 b 0.33 0.5 3 c 0.19 0.27 d 4.8 0 5.00 e 3.8 0 4.0 0 h 5.80 6.20 l 0. 40 0.89 e 1.27 bsc symbol dimension in mm min. max. a 1.05 1.35 a1 0.05 0.15 a2 1.00 1.20 b 0.30 0.50 c 0.08 0.20 d 2.80 3.00 e 1.50 1 . 70 h 2.60 3.0 l 0.35 0.55 e 0.95 bsc c l a 2 e h d a 1 e b a c l a 2 e h d a 1 e b a
pl1 02 - 10 low skew output buffer micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1(408) 944 - 0800 ? fax +1(408) 474 - 1000 ? www.micrel.com rev 2/5/09 page 7 ordering inform ation (green package com pliant) micrel inc., reserves the right to make changes in its products or specifications, or both at any time without notice. the information furnished by micrel is believed to be accurate and reliable. however, micrel makes no guarantee or warranty concerning the accuracy of said info rmation and shall not be responsible for any loss or damage of what ever nature resulting from the use of, or reliance upon this product. life support policy : micrels products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of micre l inc. for part ordering, please contact our sales department: 2 1 80 fortune drive , san jose, ca 95131 , usa tel: (4 08) 944 - 0800 fax: (408) 474 - 1 000 part number the order number for this device is a combination of the following: part number, package type and operating temperature range pl 102 - 10 x x - x part / or der nu m ber marking * package option pl102 - 10 sc p 1 02 - 10 sc lll 8 - pin sop (tube) pl102 - 10 sc - r p 102 - 10 sc lll 8 - pin so p (tape and reel) pl102 - 10 s i p 102 - 10 si lll 8 - pin sop (tube) pl102 - 10 s i - r p 102 - 10 si lll 8 - pin so p (tape and reel) pl102 - 10 tc - r c10a0 lll 6 - pin sot (tape and reel) pl102 - 10 t i - r c10 a0 lll i 6 - pin sot (tape and reel) * note: lll designates lot number part number temperature c=commercial (0c to 70c) i=industrial ( - 40c to 85c ) package type s= sop - 8l t= sot23 - 6l none= tube r=tape and reel


▲Up To Search▲   

 
Price & Availability of PL102-10SC-R

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X